TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Paralleling DC-DC Converters
  • Analog Devices' SHARC 32-Bit DSP
  • Fundamentals of Audio Networking
  • Fundamentals of x86 Architecture
    Most Popular
    Top 5 Technical Papers
  • ARM Platform Technical Overview
  • Using C++ Efficiently in Embedded Applications
  • Top 10 Drivers for Embedded Android
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • 2009 Embedded Market Study
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    C


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Understanding Factors Affecting Intel QuickPath Interconnect Signal Integrity (Part 2 of 2)
    This article explores and explains key issues related to signal integrity in this interconnect scheme, as well as other parallel and serial differential bus designs
    Planet Analog
    The Intel® QuickPath Interconnect operates at extremely high frequencies, so it is essential that circuit designers understand the many factors that affect differential signal integrity. This article introduces those factors and explains the basics of transmitting and receiving signals without significant distortion.

    The objective of any electrical system design, from a signal integrity perspective, is to ensure that the signals transmitted by driving components are received without distortion significant enough to corrupt the data represented by those signals. This article introduces the primary factors to consider and control, for both parallel and serial differential bus designs:

    • Signal propagation or delay
    • Crosstalk
    • Reflective effects
    • Signal attenuation or loss
    • Jitter
    Note that most of the factors discussed here apply both to Intel® QuickPath Interconnect (Intel QPI) and many other serial-differential (e.g. PCI Express™) and even single-ended interface designs.

    This article is presented in two parts:

    • Part 1 covers signal propagation, delay, crosstalk, NEXT and FEXT, reflective effects, and impedance matching; to read it as a pdf document, click here
    • Part 2 covers loss and jitter; to read it as a pdf document, click here
    This article is based on material found in the book Mastering High Performance Multiprocessor Signalling by Dave Coleman and Michael Mirmak. To go to the Intel Press web site to learn more about this book, click here.

    About the Authors
    Dave Coleman is a Staff Platform Application Engineer at Intel with 22 years of electrical engineering experience. At Intel, he specializes in enabling and integration of customer Intel® QuickPath Interconnect designs in Intel Server platforms. Dave is the coauthor of the PCI Express™ Electrical Interconnect Design book.

    Michael Mirmak is a Technical Marketing Engineer at Intel Corporation. He has been involved with signal integrity modeling and simulation since 1996, developing platform guidelines and models for both processor and chipset products, in desktop, mobile and server applications. He has also served as chair of the IBIS Open Forum since 2003.

    1
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Wind River
     
    Diagnostics and Test: Reducing Development Costs Through Early Defect Detection
    Finding defects as early in the development cycle as possible avoids exponential QA and support cost explosions. And, with more than half of your development schedule budgeted for testing and QA, finding more efficient ways to diagnose and test code will directly impact your time to market, bill of materials, device reliability and even free up resources to focus on the features that differentiate your product from your competition's.

    Member Companies