TechOnline India Header
Most Popular
Top 5 Courses
  • Evaluating Face Tracking Solutions
  • An Embedded C++ Case Study
  • Fundamentals of LTE Physical Layer and Test Requirements
  • Fundamentals of Signal Integrity
  • Fundamentals of MOSFETs for Switching
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • C++ Under the Hood
  • Digital Signal Processing: A Practical Guide (Part 2)
  • Digital Signal Processing: A Practical Guide (Part 5)
  • A New Type of DC/DC Module
    Most Popular
    Top 5 Virtual Labs
  • MC9S12NE64
  • Texas Instruments eZ430-RF2500 Wireless Development Tool
  • Texas Instruments MSP430
    Most Popular
    Top 5 Webinars
  • An Overview of ADI's iSensor' Intelligent Motion-sensing Technology
  • Mutexes vs. Semaphores: How to Use Each Properly
  • Learn how to run the uC/OS-III real-time kernel on an ARM Cortex M3
  • On-chip system level visibility for optimized ARM platforms & shorter time to market
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    Solar
    fpga
    microcontroller
    xilinx
    LTE


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        37%
    100s of KLOC
        46%
    Millions of LOC
        11%
    A trillion
        6%
     



    Understanding Factors Affecting Intel QuickPath Interconnect Signal Integrity (Part 2 of 2)
    This article explores and explains key issues related to signal integrity in this interconnect scheme, as well as other parallel and serial differential bus designs
    Planet Analog
    The Intel® QuickPath Interconnect operates at extremely high frequencies, so it is essential that circuit designers understand the many factors that affect differential signal integrity. This article introduces those factors and explains the basics of transmitting and receiving signals without significant distortion.

    The objective of any electrical system design, from a signal integrity perspective, is to ensure that the signals transmitted by driving components are received without distortion significant enough to corrupt the data represented by those signals. This article introduces the primary factors to consider and control, for both parallel and serial differential bus designs:

    • Signal propagation or delay
    • Crosstalk
    • Reflective effects
    • Signal attenuation or loss
    • Jitter
    Note that most of the factors discussed here apply both to Intel® QuickPath Interconnect (Intel QPI) and many other serial-differential (e.g. PCI Express™) and even single-ended interface designs.

    This article is presented in two parts:

    • Part 1 covers signal propagation, delay, crosstalk, NEXT and FEXT, reflective effects, and impedance matching; to read it as a pdf document, click here
    • Part 2 covers loss and jitter; to read it as a pdf document, click here
    This article is based on material found in the book Mastering High Performance Multiprocessor Signalling by Dave Coleman and Michael Mirmak. To go to the Intel Press web site to learn more about this book, click here.

    About the Authors
    Dave Coleman is a Staff Platform Application Engineer at Intel with 22 years of electrical engineering experience. At Intel, he specializes in enabling and integration of customer Intel® QuickPath Interconnect designs in Intel Server platforms. Dave is the coauthor of the PCI Express™ Electrical Interconnect Design book.

    Michael Mirmak is a Technical Marketing Engineer at Intel Corporation. He has been involved with signal integrity modeling and simulation since 1996, developing platform guidelines and models for both processor and chipset products, in desktop, mobile and server applications. He has also served as chair of the IBIS Open Forum since 2003.

    1
     
     
    Latest Webinars
    · Distributor Brand Preference Study
    · The Meaning of Total Jitter
    · Editorial Webinar: Optimized Linux Development Tools for Multicore
    · Evaluating Oscilloscope Sample Rates vs. Sampling Fidelity: How to Make the Most Accurate Digital Measurements
    · High-Power Amplifier Characterization using a Nonlinear Vector Network Analyzer
     
    Member Company Spotlight
    Microchip Technology
     

    Read the latest application note from Microchip, "The Microchip TCP/IP Stack." This paper details Microchip's own freely available implementation of the TCP/IP Stack. View the paper here.

    Member Companies

    Virtualab

    Flexis EVMQE128 Starter Kit