TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Fundamentals of Multicore Programming
  • Eliminating Audible Transients in Audio Systems
  • DC-DC Converter Theory
  • Fundamentals of Wireless
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • SDRAM Memory Systems: Architecture Overview and Design Verification
  • ARM Platform Technical Overview
  • Reference Design for a SEPIC LED Driver
  • Solving the System-Level Thermal Management Challenges of LEDs
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • Is Android the Right Foundation for Your Next Device?
  • 2009 Embedded Market Study
  • Maximizing OpenGL(R) ES 2.0 on GPUs for Embedded Applications
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    scsi


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Advanced probes, instrument take digital test console to full PCI Express 3.0 evaluation regime
    Agilent U4301A exercises, evaluates using proprietary probe technology, tests and debugs link
    Planet Analog
    Santa Clara, CA–Adding to the challenge of developing leading-edge interconnections is the frustration of testing them, whether in debug or verification/validation phase. The Agilent Technologies U4301A Digital Test Console supports PCI Express 3.0 (PCIe 3.0) speeds, up through PCIe 8 GT/s (Gen 3) with ×1 through ×16 support on both its protocol analyzer and link training sequencer state machine (LTSSM) exerciser.

    Key to its ability to capture signals is the use of mid-bus and slot interposer probes using proprietary equalizing snoop probe (ESP) technology. The console provides stimulus, analysis, and debug capabilities under the impediments of maintaining equal electrical channel lengths, new encoding schemes, advanced protocols, and high speeds.



    (Click on image to enlarge)

    Using a PC-based controller to manage and interact with the system, you can capture raw data to examine low-level physical layer issues, and then perform analysis on the data and packets including context- and lane-sensitive perspectives. State-based triggering supports complex sequences as well as pattern- and error-based triggers. Dual phase-locked loops, one per direction, mean that the hardware can lock onto speed changes quickly and not miss data, which will be recorded in bidirectional 8+8 GB buffers, while basic LED indicators show lane status quickly.

    All this would not be possible without basic, physical-level probes and associated circuitry that can capture signals yet not intrude. The ESP slot interposer probe is nearly invisible electrically, and adds mechanical stabilization to the DUT (device under test) mounting for consistency, The ESP mid-bus probe assembly adds micro pin-spring technology for reliable contact to the signal pads, and includes a spring-loaded cover to protect the delicate pins when not in use.

    To fully evaluate the link, the LTSSM tests include sequences which check the complex and hard-to-test state transitions, and then provide detailed reports. The self-contained, self-powered PCIe Gen3 backplane for end-point testing eliminates the requirement for a motherboard, further simplifying setup and eliminating another potential source of problems.

    Price and availability: The U4301A Digital Test Console has an average system price of $100,000, depending on specific configuration. It is available now.

    For more information: contact Agilent Technologies Inc. http://www.agilent.com.♦

    1
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Mentor Graphics
     

    Visit the Mentor Graphics Technical Publications Library for timely, useful EDA information.


    Member Companies