TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Wind River
Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    Login | Register | Welcome, Guest

Topics
 



EASIC offers ASIC-in-a-Box design kits
Fabless ASIC house eASIC this week announced two ASIC-in-a-Box design kits that the company said would improve access to ASIC design and reverse the trend of declining ASIC starts.
SAN FRANCISCO—Fabless ASIC house eASIC Corp. this week announced two ASIC-in-a-Box design kits that the company said would improve access to ASIC design and reverse the trend of declining ASIC starts.

According to eASIC (Santa Clara, Calif.) the design kits simplify the ASIC design flow, empowering engineers who are unfamiliar with ASIC design to complete designs at a fraction of the cost and time compared to traditional standard cell ASICs.

Nextreme NEW ASICs from eASIC are constructed to help simplify design, verification and silicon processing steps within the overall flow, according to eASIC. Designers are able to focus their effort mainly on achieving their desired functionality and timing and not on complex tasks such as power mesh design, signal integrity, test insertion and others, according to the firm.

The NEW ASIC-in-a-Box design kits provide software and documentation for completing and implementing Nextreme chip designs, and also deliver board design and debug guidelines for designing systems that incorporate Nextreme devices, eASIC said.

The NEW ASIC-in-a-Box Design Kits contain the following items:

  • EASICs eTools software suite that includes utilities for configuring PLLs/clocks, assigning pins/pads, generating memories and post placement configuration and DRC;
  • Magma Design Automation Inc.s Blast RTL software for performing synthesis and placement;
  • Documentation and design tutorials to accelerate design implementation;
  • JTAG programming cable for configuration and debug;
  • Technical support website access;
  • PNC number for 20 prototypes.
  • Pricing information for Nextreme NEW ASIC-in-a-Box design kits was not provided by eASIC. More information on the kits is available via the company's website. A free 30-day evaluation for the kits is also available.

    1
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Xilinx
     

    Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


    Member Companies