TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Wind River
Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    Login | Register | Welcome, Guest

Topics
 



Analyst: IC design outsourcing decline set to continue
Chip design outsourcing growth fell to 6.5 percent last year, down from nearly 34 percent the year earlier, and the number of chip design starts are expected to fall another 18 percent this year, analysts at Gartner have warned.
LONDON — Chip design outsourcing growth fell to 6.5 percent last year, down from nearly 34 percent the year earlier, and the number of chip design starts are expected to fall another 18 percent this year, analysts at Gartner have warned.

"While the recession has spelled doom for many small design service providers, for large and midsize vendors, it has brought to the fore three key challenges that will impact their growth substantially," said Ganesh Ramamoorthy, senior analyst at Gartner.

These are: a shrinking available market for chip design outsourcing; lagging design productivity growth; and a growing shortage and rising cost of a skilled high-end workforce.

"Chip design service providers, which will be under increased pressure to add value to their clients, should consider preparing their response to the challenges and the unfolding trends, as that response will be the key to retaining existing clients and gaining new ones," notes Ramamoorthy.

Gartner has identified several key elements that chip design service providers may consider, either stand-alone or in combination — depending on the challenges they face, their market position and the size of the operation — while preparing their response to the challenges and the unfolding competition.

The key points are: aligning the sales and marketing strategy with the prevailing design start trends; broadening the service portfolio to include product engineering services and other design support services; exploring opportunities for mergers and acquisitions to widen service offerings, skill-set capabilities and geographical reach; and understanding and analyzing regional design start trends while examining prospects and opportunities.

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies