TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Wind River
Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    Login | Register | Welcome, Guest

Topics
 



Restoring the artistry of analog design
The fact is that analog design is the most difficult and detailed kind of electronic design. The scope of variables to be managed, the extreme sensitivities to circuit constraints, and the quality of results required make analog as much of an art form as it is a science. The engineers that choose to do analog design learn their craft over time and become experts in the nuance of each analog circuit & truly artisans in every sense of the word.
The fact is that analog design is the most difficult and detailed kind of electronic design. The scope of variables to be managed, the extreme sensitivities to circuit constraints, and the quality of results required make analog as much of an art form as it is a science. The engineers that choose to do analog design learn their craft over time and become experts in the nuance of each analog circuit – truly artisans in every sense of the word.


So, it is little wonder that analog design flows have resisted automation. There have been attempts of course. But most were either not generically applicable or required so much work to set up that they failed to deliver any productivity gain for seasoned analog designers. As a result, the basic analog design flow has remained constant for years.

Unfortunately, the increasing complexity of silicon processes and the pervasive growth in mixed-signal designs have combined to swamp analog design teams. As more projects pile on their plates, analog designers don’t have time to practice the creativity that originally attracted them to the field. To restore the artistry to analog design, new tool automation should focus on these major areas: design optimization, design closure, and design reuse.

To read the full article, click here.

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies