TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Lattice Semiconductor
An FPGA "companion" in smart phone design
    Login | Register | Welcome, Guest

Topics
 



Veridae's Corus software suite simplifies validation and debug of complex FPGA-based systems
Veridae Systems has launched its Corus validation and debug software suite for complex FPGA-based systems

Veridae Systems has launched its Corus validation and debug software suite for complex FPGA-based systems. The company claims that the Corus software suite is the first on the market to deliver a synchronized view of multi-FPGA systems both on- and off-chip, across devices and timing domains. With access to any observed signal at any time, designers and validation engineers can quickly pinpoint failures and fix root causes.

The enhanced visibility delivered by Corus allows debug problems that previously required weeks, or even months, to be resolved in hours.

Veridae's Corus suite offers an unprecedented view both on-chip and off-chip for system designers and validators, greatly reducing time to market and development costs.

The Corus Suite provides a synchronized view of the entire system, including serial I/O, busses, software code and FPGA hardware. The validation and debug suite is based on Veridae's set of software tools that includes the Implementor, which helps to design and implement minimized on-chip signal capture probes quickly and efficiently; the Analyzer, which manages the captured data; and the Investigator, which relates the information back to the design, interpolates the data and displays a larger signal set. The combination of these tools allows designers to see what's inside in one synchronized view for faster FPGA-based system validation and debug without endless re-synthesis.

 

                            

 

 

Corus seamlessly integrates with the industry's most used test equipment and software debuggers. Also, since FPGA products are often embedded into complex systems in the field, remote validation and debug is supported.

For more information visit www.veridae.com.

 

 

 

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies