article > Atmel in-circuit debugger and programmer links AVR Studio 5


	Top 5 Design Articles
		Xilinx unveils Vivado design suite for the next decade of 'All Programmable' devices
		Sagantec announces layout migration and optimization tool
		Jedec publishes LPDDR3 standard for low-power memory devices
		Memory subsystem validation through real-time compliance test and logic analysis
		Design for reliability – the golden age of simulation driven product design


	All Articles Products Courses Papers VirtuaLabs Webinars

	Search:

Top Search Items
C

	Techpaper Spotlight

	Wind River
	Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging

Topics

Atmel in-circuit debugger and programmer links AVR Studio 5

The Atmel JTAGICE3 mid-range in-circuit debugger and programmer supports all Atmel AVR 8- and 32-bit microcontrollers (MCUs) and connects to the recently-launched Atmel AVR Studio5.

Colin Holland EE Times

(June 22, 2011)

The Atmel JTAGICE3 mid-range in-circuit debugger and programmer supports all Atmel AVR 8- and 32-bit microcontrollers (MCUs) and connects to the recently-launched Atmel AVR Studio5. The design of the JTAGICE3 allows the debugger to program the on-chip 256KB flash AVR microcontroller in less than 14 seconds. It also offers full support for JTAG, aWire, SPI and PDI serial program, and debug interfaces used in AVR microcontrollers.

It can program MCUs powered by 1.8V to 5.5V and supports three hardware

program breakpoints plus one maskable data breakpoint and up to 128 software breakpoints.

Measuring at 2.1 x 3.4 inches (5.4 x 8.6 cm), the debugger is housed in a heavy duty plastic casing and powered by a USB port. It is suitable for testing and programming AVR-based designs in the field.The debugger can also be embedded as a link controlled by the customer's application running under Windows or Linux.

The Atmel JTAGICE3 is available now for $199 on the Atmel Online Store.

Latest Webinars
·	The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
·	Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
·	How to solve the most common high-speed bus issues in embedded design on a budget
·	Early access to ARM Core Technology with Fast Models from ARM
·	Latest MIPI Standards: PHY and Protocol Testing Guidance

Member Company Spotlight
Xilinx
	Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.
Member Companies



		TechOnline Communities

		Audio DesignLine \| Automotive DesignLine \| CommsDesign \| Digital Home DesignLine \| DSP DesignLine \| EDA DesignLine eeProductCenter \| Green SupplyLine \| Industrial Control DesignLine \| Mobile Handset DesignLine \| Planet Analog \| Power Management DesignLine Programmable Logic DesignLine \| RF DesignLine \| Teardown.com \| TechOnline \| Video/Imaging DesignLine \| Wireless Net DesignLine

		EE Times

		United States \| Asia \| China \| Europe \| France \| Germany \| India \| Japan \| Korea \| Taiwan \| United Kingdom \| EE Times Supply Network

		Additional Network Sites

		Analog Europe \| Automotive Designline Europe \| DeepChip \| Design & Reuse \| Electronik iNorden \| Embedded.com Industrial Control Europe \| Microwave Engineering Europe \| Portelligent \| Power Management Designline Europe RFID World \| Semiconductor Insights