TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Lattice Semiconductor
An FPGA "companion" in smart phone design
    Login | Register | Welcome, Guest

Topics
 



Linear announces high frequency, controlled on-time synchronous step-down DC/DC converter
This is a 24V, 15A monolithic, synchronous step-own regulator with differential output sensing and clock synchronization

Linear Technology has announced the LTC3613, a high frequency controlled on-time synchronous step-down DC/DC converter with differential output voltage sensing and clock synchronization.

The controlled on-time, valley current mode architecture enables a very fast transient response by increasing its operating frequency during a transient event, allowing the LTC3613 to recover from a large load step in only a few clock cycles. Its 4.5V - 24V input range supports a wide variety of applications, including most intermediate bus voltages. Integrated N-channel MOSFETs can deliver continuous load currents as high as 15A at output voltages ranging from 0.6V to 5.5V, making it ideal for point-of-load applications.

The LTC3613’s differential amplifier provides true remote output voltage sensing of both the positive and negative terminals, enabling high accuracy regulation independent of IR losses (up to ±500mV) in trace runs, vias and interconnects. A low 65ns minimum on-time allows for a high step-down ratio power supply at high frequency operation.

The operating frequency is selectable from 200kHz to 1MHz and can be synchronized to an external clock. The output current is monitored by sensing the voltage drop across the output inductor’s DCR for highest efficiency or by using a sense resistor. Additional features include an onboard bias voltage LDO, soft-start or tracking, overvoltage protection, current limit foldback and external VCC control.

The LTC3613 offers superior total differential output regulation accuracy and is specified to account for all error sources including line, load and differential sensing.

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies