TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Wind River
Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    Login | Register | Welcome, Guest

Topics
 



SerDes technology allows single wire pair control channel
Unique Ser/Des technology supports encrypted video and audio content with full duplex bi-directional control channel over a single wire interface.

High definition video, fast becoming the de facto standard within the home is now available in the automotive market. We expect the same viewing experience in the car that we have become accustomed to at home, and children want to watch their favorite Blu-ray discs on long journeys.

Video distribution throughout an automobile is a considerable challenge to automotive infotainment system developers, especially at the signal bandwidths needed to support high definition video content. Integrated circuit technologies that can handle the required data rates, reduce expensive cabling and connectors, and mitigate electromagnetic interference (EMI) problems are in great demand.

National Semiconductor (in the meantime acquired by Texas Instruments) recently released a SerDes chipset with on-chip high-bandwidth digital content protection (HDCP) for automotive infotainment systems. The FPD-Link III chipset enables secure distribution of encrypted video and audio content, such as Blu-ray movies up to 720p resolution, to create a home theater experience in the vehicle. In addition it also supports a uniquely architected full duplex bi-directional control channel that enables real time touch screen applications. The chipset allows video and audio data, clock, and control signals to be serialized and transmitted over a single differential wire pair.

For the complete article, which describes the technology benefits and other enhanced features that reduce EMI and total system cost, click here, courtesy of Automotive Designline Europe.

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies