TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Wind River
Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    Login | Register | Welcome, Guest

Topics
 



Enverv uses Cosmic Circuits' ultra low-jitter PLL
Its PLL solutions have found a customer in a U.S. fabless semiconductor company, which is a provider of advanced SoC solutions for smart grid, metering and control applications.

Cosmic Circuits, a leading provider of Analog & Mixed Signal IP cores and ASICs today announced that its PLL solutions are being used by Enverv, a provider of advanced SoC solutions for smart grid, metering and control applications.

Cosmic Circuits offers a complete matrix of clocking solutions which include system PLLs, specialty PLLs, crystal oscillators and silicon oscillators and has already taped-out designs in 28nm. As part of its specialty PLL offering, Cosmic provides low-jitter and Sigma Delta Fractional-N PLLs.

“We were looking for a complex PLL and Cosmic was able to provide a solution that was perfect for our needs. Cosmic is one of the few IP companies to have invested adequately in their silicon validation lab and provide silicon result which increases the confidence of the customers. This coupled with their flexibilityand customer support makes them an important partner for us," said Farrokh Farrokhi, Executive VP of Engineering at Enverv Inc.

“Enverv needed support for a number of different modes spanning from accepting a low reference frequency to providing ultra low-jitter and we were able to provide them with a perfect fit that suited their requirements. We continue to make significant investments in developing our clocking portfolio and expect to see many more such engagements in the near future," said Sundararajan Krishnan, Director of IP at Cosmic Circuits.

 

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies