TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Lattice Semiconductor
An FPGA "companion" in smart phone design
    Login | Register | Welcome, Guest

Topics
 



Analog Devices announces two new multi-output regulators
The regulators reduce thermal dissipation by using high-efficiency switching regulators with up 96 percent buck power efficiency.

Analog Devices Inc. (ADI) has introduced the ADP5041 and ADP5040 multi-output regulators to meet rising demand for greater power density by combining a high-efficiency, 3-MHz, 1.2-A buck regulator and two 300-mA LDOs (low dropout regulators) in a small 20-lead LFCSP package.

Unlike discrete power solutions that require up to 14 components and 126 mm2 of board space, these regulators provide a more integrated circuit solution using only nine components and 50 mm2 of board space to increase performance and reliability and lower system cost.

The ADP5041 and ADP5040 are power management companions to mid-range FPGA, microprocessor and DSP systems where core, IO and memory voltages are necessary. The ADP5041 regulator’s on-chip watchdog timer provides greater reliability by monitoring code execution integrity in processor-based systems and resetting the processor if it fails to strobe within a preset timeout period. It features a high accuracy (±1.5% over temperature) reset generator that can be externally programmed to monitor low-voltage power-supply rails. A wide range of ordering options also is available to address multiple reset and watchdog timings. 

The ADP5041 has a special circuit that detects a three-state condition when applied to the watchdog refresh input at the WDI pin typically controlled by a processor/DSP output port. When the processor sets this port in three-state mode, the watchdog refresh timer is disabled, preventing a watchdog reset to the processor. This feature is important when supporting processor/DSP sleep operation where the core is disabled and watchdog timer cannot be refreshed.

 

 

Key features of the regulators include:

• One 1.2-A buck regulator • Output voltage range = 0.8 V to 3.8 V • Current mode topology for excellent transient response • 3-MHz operating frequency • Peak efficiency up to 96 percent • Regulator total accuracy: ±3 percent • Two 300-mA LDOs • Output voltage range = 0.8 V to 4.75 V • Low input supply voltage from 1.7 V to 5.5 V • Stable with 2.2-μF ceramic output capacitors • High PSRR = 60-dB up to 10 kHz • Low output noise = 60 μV rms typical output noise at 1.2 V • Low dropout voltage = 150 mV at 300-mA load

For datasheets visit http://www.analog.com/ADP5041 and 

http://www.analog.com/ADP5040

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies