TechOnline India Header
All Articles Products Courses Papers VirtuaLabs Webinars
Top Search Items
C


Techpaper Spotlight

Lattice Semiconductor
An FPGA "companion" in smart phone design
    Login | Register | Welcome, Guest

Topics
 



CMMIC offers new low-noise amplifier chip
This amplifier reduces typical industry DC power dissipation for a device in this frequency band from approximately 340 mW down to 50 mW.

Custom MMIC (www.CustomMMIC.com), a developer of  monolithic microwave integrated circuits (MMICs), is offering a new device from its growing MMIC design library. The CMD162 is a GaAs MMIC low-noise amplifier (LNA) chip for applications from 26  - 34 GHz. Optimized for 30 GHz satellite communications, the CMD162 boasts a typical noise figure of 1.7 dB with a small-signal gain of 22 dB and an output 1 dB compression point of +7 dB.

This amplifier reduces typical industry DC power dissipation for a device in this frequency band from approximately 340 mW down to 50 mW. The CMD162 also offers subsystem and device designers a key cost reduction attribute. Implementation is easier as the device only requires positive drain and gate voltages of +2 V, thus averting the negative voltages and sequencer circuits associated with LNAs in this frequency range.

The CMD162 can be biased with a drain voltage ranging from +1 to +4 V and a gate voltage ranging from 0 to +3 V. The amplifier die measures 2.3 x 1.3 mm, includes gold backside metallization, and has full nitride passivation for increased reliability and moisture protection. It can handle input signal levels to +20 dBm. The GaAs MMIC amplifier has typical input return loss of 18 dB and typical output return loss of 20 dB, both at 30 GHz.

It is a much smaller, lower-cost alternative to hybrid LNAs for this frequency range, and is uniquely suited for both narrowband and broadband applications requiring small size and low current consumption, including phased-array radar and point-to-point microwave radio systems.

1
 
Latest Webinars
· The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
· Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
· How to solve the most common high-speed bus issues in embedded design on a budget
· Early access to ARM Core Technology with Fast Models from ARM
· Latest MIPI Standards: PHY and Protocol Testing Guidance
 
Member Company Spotlight
Xilinx
 

Start Your Spartan-3A FPGA DSP Design Now! Evaluate Free Downloadable Tools Built Just for You.


Member Companies