TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Paralleling DC-DC Converters
  • Fundamentals of x86 Architecture
  • Analog Devices' SHARC 32-Bit DSP
  • Analog eLab - Improved INA Input Filter
    Most Popular
    Top 5 Technical Papers
  • ARM Platform Technical Overview
  • Using C++ Efficiently in Embedded Applications
  • Top 10 Drivers for Embedded Android
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • 2009 Embedded Market Study
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    C


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Freescale adopts Kinesys test platform for auto ICs
    Automotive DesignLine
    Freescale Semiconductor and KinesysTest Advantage said they have implemented a technology that eliminates the "wall" separating wafer manufacturing data and die electrical test data.

    The partners said the technology targets hybrid automotive quality requirements.

    Freescale is using a software platform from Kinesys (Tempe, Ariz.) at its Toulouse, France, facility to improve the reliability of its automotive ICs. The platform provides a multi-process flow data analysis capability for detecting auto device performance shortfalls.

    Kinesys claims its "Streetwise" platform can analyze data from as many as 10 wafer manufacturing process flows.

    Freescale said the platform allows it to process wafer lots with up to 10 flows of in-process and electrical test die per wafer in a single pass.

    1
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Toshiba America Electronic Components (TAEC)
     

    Simplifying Embedded MLC NAND Designs — This webinar will introduce Toshiba's single-package embedded memory solutions. By combining MLC NAND with an SD, HS-MMC or NAND controller, designers can realize the benefits of MLC NAND while minimizing costs and time to market. Register now.


    Member Companies