TechOnline India - Communications


	Top 5 Technical Papers
		Phase-Locked Loops Demystified
		Digital Signal Processing: A Practical Guide (Part 1)
		Digital Signal Processing: A Practical Guide (Part 2)
		Analog Circuits: World Class Design, Part 1
		Synthesizing Algorithms from MATLAB and Model-based Descriptions

Top Search Items
microcontroller
dsp
FPGA
control
fundamentals

	Techpaper Spotlight

	Wind River
	Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging

Topics

POLL

How much code have you produced in your career?

A few KLOC

38%

100s of KLOC

45%

Millions of LOC

11%

A trillion

Communications

Tata Elxsi rolls out LTE User Euipment protocol stack

Tata Elxsi has announced the availability of its 3GPP release 8 compliant LTE UE (User Equipment) protocol stack, enabling early delivery of LTE terminal devices and silicon solutions.

System level transient voltage protection--Five in-depth answers to ESD questions

Internet Video Quality of Experience--How to provide it

iPhone is 'Eye-phone' for surgeons in India

Mobile User Interfaces 101--A Tutorial

Enable greener data centers with SFP+ Direct Attach Copper

Ensuring the success of High Speed Ethernet (HSE)

Multimode wireless devices: It's the software, stupid!

Improve UMTS and HSDPA Coverage 5-Fold with Inward-Facing Cells in a Simulcast Architecture

Premier Farnell to offer EDA to get closer to engineers

Achieve energy efficiency in Ethernet receivers

Analyst: Qualcomm will maintain handset chips domination

Motorola ties smartphone push to social networking

10GbE SFP+ PHYs: Requirements and leading solutions

Nokia + Netbook = what exactly? Join the conversation

Achieve sample synchronization among data converters

How to effectively use fan trays in electronic systems

How to achieve multi-dwelling unit access to passive optical networks

Nortel CEO seen leaving as assets sale wraps up

Telecom hardware is moving towards the buy side

Telecom hardware is moving towards 'Buy'

PCI to PCIe bridge offers an easy migration path

Understanding Service Availability--An Industry in Transition

CouthIT launches Microsoft RT audio codec implementations

Protect PoE interfaces from differential-mode transient voltage threats

IWave launches Intel Atom-based Q7 COM module

No matter what they're called, DSPs drive semi market says Forward Concepts' Strauss

Interoperability: The step beyond standards

Report: Ultrawideband dies by 2013

Maximize multicore performance with content aware routing

Bluetooth: Dead and alive

Acoustic Echo Cancellation: All you need to know

All you need to know about acoustic echo cancellation

Analysts remains bullish on mobile TV prospects

So You Have a Network Connection. Now What?

Tips and Trends: Make copper viable at 10G

IP video surveillance standards

Commex 10GbE NIC enables multiple processing cores to be content aware

SAS--SATA: What You Need to Know for 6 Gb/s and Beyond

Improve visibility with remote monitoring in distributed embedded networks

The promises--and pitfalls--of open mobile platforms

5.8 GHz transmitter complies with China's Electronic Toll standard

Inphi reference design targets 13 to 28 Gbps BER testing

Need to measure SSD useable life?

Microchip launches stand-alone serial SRAM devices

Sigrity accelerates high-speed serial link design

Next-gen planning tools--When efficiency isn't enough

Accelerating global WiMAX adoption: The Move to Picocell and Femtocell Base Stations

Design challenges ahead for media gateway

Latest Webinars
·	Spectrum Analyzer Migration Without Tears
·	PCI Express(R) 3.0 Challenges & Agilent's Test Solutions
·	Agile Model-Driven Development for Real-Time and Embedded Systems with Harmony
·	Three Forces that will help reshape your business in 2010
·	The Big Design Squeeze: How to get faster design turns in FPGA-based designs

Member Company Spotlight
Achronix Semiconductor
	Need More Speed? Now you can break through the speed barriers of traditional FPGAs with Achronix Speedster family of FPGAs. Speedster is capable of running at 1.5 GHz peak performance and has 40 lanes of 10.3 Gbps embedded SerDes and four independent 1066 Mbps DDR2/DDR3 controllers enabling extremely high I/O throughput to match the chips outstanding core performance. See how its possible. Download our SPEEDSTER WHITE PAPER today!
Member Companies

Virtualab

Freescale Semiconductor

Freescale DEMO9S08LL16



		TechOnline Communities

		Audio DesignLine \| Automotive DesignLine \| CommsDesign \| Digital Home DesignLine \| DSP DesignLine \| EDA DesignLine eeProductCenter \| Green SupplyLine \| Industrial Control DesignLine \| Mobile Handset DesignLine \| Planet Analog \| Power Management DesignLine Programmable Logic DesignLine \| RF DesignLine \| Teardown.com \| TechOnline \| Video/Imaging DesignLine \| Wireless Net DesignLine

		EE Times

		United States \| Asia \| China \| Europe \| France \| Germany \| India \| Japan \| Korea \| Taiwan \| United Kingdom \| EE Times Supply Network

		Additional Network Sites

		Analog Europe \| Automotive Designline Europe \| DeepChip \| Design & Reuse \| Electronik iNorden \| Embedded.com Industrial Control Europe \| Microwave Engineering Europe \| Portelligent \| Power Management Designline Europe RFID World \| Semiconductor Insights