TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of MOSFETs for Switching
  • Fundamentals of DSP
  • Fundamentals of Microcontrollers
  • Fundamentals of LTE Physical Layer and Test Requirements
  • Maximize effectiveness by combining Android and TI OMAP35x
    Most Popular
    Top 5 Technical Papers
  • Phase-Locked Loops Demystified
  • Digital Signal Processing: A Practical Guide (Part 1)
  • Digital Signal Processing: A Practical Guide (Part 2)
  • Analog Circuits: World Class Design, Part 1
  • Synthesizing Algorithms from MATLAB and Model-based Descriptions
    Most Popular
    Top 5 Virtual Labs
  • MC9S12NE64
  • Texas Instruments eZ430-RF2500 Wireless Development Tool
    Most Popular
    Top 5 Webinars
  • Introduction to Op Amps
  • Mutexes vs. Semaphores: How to Use Each Properly
  • Learn how to run the uC/OS-III real-time kernel on an ARM Cortex M3
  • Challenges and Solutions for GPS Receiver Test
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    microcontroller
    dsp
    FPGA
    control
    fundamentals


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        45%
    Millions of LOC
        11%
    A trillion
        6%
     
    Design & IP
    Efficient interfacing with external memory in high-end video
    The bandwidth required for different processing engines can vary dramatically depending on the image content and processing algorithms used. A careful analysis of all individual bandwidth requirements, their access pattern and latency requirement is very crucial in order to select the external memory and architect the DDR controller and decide the system arbitration mechanism. In this article, different aspects of DDR controller and DDR/DDR2 memory module and different operational trade-offs are analyzed.
  • Synopsys mulls spinoff for design kit initiative
  • Mentor wins DFM gig at GlobalFoundries
  • TSMC, SVTC collaborate on fast-track chip design
  • Will Tessera's 'smart module' gamble pay off?
  • Analyst: IC design outsourcing decline set to continue
  • OVP offers free simulation models of ARM processor cores
  • IMEC launches integrated solutions for technology exploration
  • EASIC offers ASIC-in-a-Box design kits
  • Design Hint: Reduce the clock-tree power drag in your circuit implementation
  • Virage rolls new interface IP products
  • Implementing cost-effective gigabit serial links over cable
  • Best of FPGA "lite" user guides
  • MCU Table
  • Seamless integration of multicore embedded systems
  • 97 Things Every Programmer Should Know
  • Mentor Graphics offers IP platform for FPGA designs
  • Failure not an option: Heading off chip flaws during design
  • Silicon circuit board seeks to replace ASICs
  • Virtual testing with model-based design
  • China cranks up fabless startup efforts
  • Processor architectures: Where will we will be in 2020?
  • Efficiently implement a Punctured Rate 1:4 Viterbi decoder on a Blackfin DSP
  • TSMC rolls analog design kit, EDA formats
  • Front end IC simplifies board design, reduces cost
  • Licensable IP houses leapfrogging DSP incumbents
  • Debugging of embedded Linux applications on ARM9/ARM11 processors
  • Startup to demo synthesis of asynchronous logic at DAC
  • Startup claims breakthrough in reconfigurable logic
  • Miminizing Power Consumption in RTL Designs Using Sequential Clock Gating and Low-Power Synthesis
  • Analysis: Oracle looks back to the future
  • Protecting software IP: what engineers need to know
  • Design quality enhances company survival
  • The ITRS process roadmap and nextgen embedded multicore SoC design
  • So You Have a Network Connection. Now What?
  • IP video surveillance standards
  • PRODUCT HOW-TO: Differential line driver with excellent load drive
  •  
    Latest Webinars
    · Spectrum Analyzer Migration Without Tears
    · PCI Express(R) 3.0 Challenges & Agilent's Test Solutions
    · Agile Model-Driven Development for Real-Time and Embedded Systems with Harmony
    · Three Forces that will help reshape your business in 2010
    · The Big Design Squeeze: How to get faster design turns in FPGA-based designs
     
    Member Company Spotlight
    Toshiba America Electronic Components (TAEC)
     

    Simplifying Embedded MLC NAND Designs — This webinar will introduce Toshiba's single-package embedded memory solutions. By combining MLC NAND with an SD, HS-MMC or NAND controller, designers can realize the benefits of MLC NAND while minimizing costs and time to market. Register now.


    Member Companies

    Virtualab
    Freescale Semiconductor

    Implementing a sewing machine controller with a MC9RS08KA2 microcontroller