TechOnline India - Miminizing Power Consumption in RTL Designs Using Sequential Clock Gating and Low-Power Synthesis

The combined flow of automated, sequential RTL power optimization tightly linked to low-power synthesis provides designers with a highly efficient, single-pass, low-power design flow.

An automated low-power design flow has been developed by Calypto Design Systems and Cadence Design Systems which combines the automated RTL clock gating of PowerPro CG from Calypto with the low-power synthesis of Encounter RTL Compiler from Cadence.

Read the entire article here.



		TechOnline Communities

		Audio DesignLine \| Automotive DesignLine \| CommsDesign \| Digital Home DesignLine \| DSP DesignLine \| EDA DesignLine eeProductCenter \| Green SupplyLine \| Industrial Control DesignLine \| Mobile Handset DesignLine \| Planet Analog \| Power Management DesignLine Programmable Logic DesignLine \| RF DesignLine \| Teardown.com \| TechOnline \| Video/Imaging DesignLine \| Wireless Net DesignLine

		EE Times

		United States \| Asia \| China \| Europe \| France \| Germany \| India \| Japan \| Korea \| Taiwan \| United Kingdom \| EE Times Supply Network

		Additional Network Sites

		Analog Europe \| Automotive Designline Europe \| DeepChip \| Design & Reuse \| Electronik iNorden \| Embedded.com Industrial Control Europe \| Microwave Engineering Europe \| Portelligent \| Power Management Designline Europe RFID World \| Semiconductor Insights