TechOnline India Header
Most Popular
Top 5 Courses
  • Evaluating Face Tracking Solutions
  • An Embedded C++ Case Study
  • Fundamentals of LTE Physical Layer and Test Requirements
  • Fundamentals of Signal Integrity
  • Fundamentals of MOSFETs for Switching
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • C++ Under the Hood
  • Digital Signal Processing: A Practical Guide (Part 2)
  • Digital Signal Processing: A Practical Guide (Part 5)
  • A New Type of DC/DC Module
    Most Popular
    Top 5 Virtual Labs
  • MC9S12NE64
  • Texas Instruments eZ430-RF2500 Wireless Development Tool
  • Texas Instruments MSP430
    Most Popular
    Top 5 Webinars
  • An Overview of ADI's iSensor' Intelligent Motion-sensing Technology
  • Mutexes vs. Semaphores: How to Use Each Properly
  • Learn how to run the uC/OS-III real-time kernel on an ARM Cortex M3
  • On-chip system level visibility for optimized ARM platforms & shorter time to market
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    Solar
    fpga
    microcontroller
    xilinx
    LTE


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        37%
    100s of KLOC
        46%
    Millions of LOC
        11%
    A trillion
        6%
     



    Efficiently implement a Punctured Rate 1:4 Viterbi decoder on a Blackfin DSP
    DSP DesignLine

    The Viterbi algorithm (VA) is a common means for error correction in digital communications. Due to its strength, it is applied to most digital communications standards today.

    In this article we demonstrate how to implement a punctured rate 1:4 (effectively 1:3) Viterbi decoder. Using the specialized instructions of the Blackfin processor, we reduce the cycle count of the Forward Path to 26 cycle/bit. Then, with a careful selection of the data structure used for the Traceback, we implement this section in a cycle count of about 4 cycles/bit.

    For the complete feature, click here.

    1
     
     
    Latest Webinars
    · Distributor Brand Preference Study
    · The Meaning of Total Jitter
    · Editorial Webinar: Optimized Linux Development Tools for Multicore
    · Evaluating Oscilloscope Sample Rates vs. Sampling Fidelity: How to Make the Most Accurate Digital Measurements
    · High-Power Amplifier Characterization using a Nonlinear Vector Network Analyzer
     
    Member Company Spotlight
    National Instruments
     

    Multicore processors present new software challenges that must be overcome to fully take advantage of processing capabilities. Read technical white papers to learn more or view a webinar with a panel of experts.


    Member Companies

    Virtualab
    Freescale Semiconductor

    MC9S08AW60