TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Fundamentals of Multicore Programming
  • Eliminating Audible Transients in Audio Systems
  • DC-DC Converter Theory
  • Fundamentals of Wireless
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • SDRAM Memory Systems: Architecture Overview and Design Verification
  • ARM Platform Technical Overview
  • Reference Design for a SEPIC LED Driver
  • Solving the System-Level Thermal Management Challenges of LEDs
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • Is Android the Right Foundation for Your Next Device?
  • 2009 Embedded Market Study
  • Maximizing OpenGL(R) ES 2.0 on GPUs for Embedded Applications
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    scsi


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    ARM announces 'Osprey' A9 core as Atom-beater
    EE Times Europe
    LONDON — Processor intellectual property licensor ARM Holdings plc (Cambridge, England) has developed two implementations of a dual-core Cortex-A9 processor design that it has called Osprey.

    The 40-nm hard-macro processor, capable of achieving 2-GHz clock frequency, is one of the highest performing cores yet developed by ARM and the design would appear to be similar to an OMAP-4 chip that Texas Instruments is expected to sample in the fall that puts two ARM Cortex A9 cores in the space of a single Intel Atom core (see Samsung, Intrinsity pump ARM to GHz rate).

    The Osprey, which is being put up as an Atom-killer at least until Intel turns its manufacturing process crank, comes in the form of hard macros designed for manufacture using the 40G 40-nm manufacturing process technology from Taiwan Semiconductor Manufacturing Co. Ltd. (Hsinchu, Taiwan).

    The hard macro has been optimized once for power consumption and once for performance and in the later case should take the ARM processor into unchartered territory in terms of competing for performance applications.

    "The goal is performance, performance, performance," said Eric Schorn, vice president of marketing for ARM's processor division. "We are into unlocking some new markets; netbooks, smartbooks, MIDs, consumer electronics in TV and entertainment devices, and enterprise networking, such as things like printers."

    Osprey is itself a dual-core processor, but there is nothing to stop licensees laying down multiple cores on a die, Schorn said. Although ARM is still waiting to put a full test chip through TSMC, which is set to happen in the fourth quarter, the two designs are already available for licensing today, with IP delivery in 4Q 2009. That should allow customers to produce their own SoCs sometime in 2010.

    The speed-optimized implementation is aimed at enterprise servers, networking, printers and other peak performance applications requiring clock frequencies up to and in excess of 2-GHz. The core occupies 6.7 square millimetres of silicon die and at 2-GHz the core delivers 10,000 Dhrystone MIPS while consuming about 1.9 watts.

    1 | 2 | 3 NEXT >
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Toshiba America Electronic Components (TAEC)
     

    Simplifying Embedded MLC NAND Designs — This webinar will introduce Toshiba's single-package embedded memory solutions. By combining MLC NAND with an SD, HS-MMC or NAND controller, designers can realize the benefits of MLC NAND while minimizing costs and time to market. Register now.


    Member Companies