TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Paralleling DC-DC Converters
  • Analog eLab - Improved INA Input Filter
  • Fundamentals of x86 Architecture
  • Analog Devices' SHARC 32-Bit DSP
    Most Popular
    Top 5 Technical Papers
  • ARM Platform Technical Overview
  • Using C++ Efficiently in Embedded Applications
  • Top 10 Drivers for Embedded Android
    Most Popular
    Top 5 Webinars
  • 2009 Embedded Market Study
  • Designing embedded HMIs and connecting them to hardware
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    C


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Intelligent Interleaving: improving energy efficiency in AC-DC power supplies
    Green SupplyLine

    For PFC circuits that sense the AC input voltage, most controllers require an external two-pole filter to derive the RMS line voltage. While this is acceptable for line UVLO (also known as brown-out protection), the sluggishness of the two-pole filter results in additional line current distortion which hinders using the RMS voltage information for any part of the PWM control such as voltage feed-forward. Instead, the FAN9612 senses the peak of the AC input voltage to derive the RMS value. Since the RMS value is proportional to the peak of the line voltage, the required external circuitry is reduced from a two-pole filter to a simple resistive divider. As shown in the figure below, the FAN9612 uses the divided down, peak voltage signal for brown-out protection (VIN(UVLO)), input over voltage protection (VIN(OVP) ) and voltage feed-forward (VIN(VFF) ) as part of the PWM control. The ratio between RIN1 and RIN2 is used to set the VIN(OVP) trip point and brown-out protection level. Brown-out hysteresis is a programmable feature unique to FAN9612 and is selectable by the internal 2μA current source and RIN(HYS) .


    Input Voltage Sensing Circuitry
    Click on image to enlarge.

    Voltage feed-forward offers several advantages to PFC converters. First, the control loop gain becomes independent of input voltage which greatly eases the task of compensation and helps maintain tighter output voltage regulation during line transients. Secondly, the input current remains sinusoidal, reducing current distortion, even during power limit. Third, since the user-programmable maximum on-time (MOT) is proportional to VIN, an effective power limit function for each channel is realized. And finally, the FAN9612 is also capable of operating with DC input voltage, making it suitable for high power inverters such as those designed for solar power applications.

    In addition to brown-out protection and input voltage OVP, the FAN9612 offers two levels of output voltage OVP. The feedback resistors, RFB1 and RFB2, shown in the figure below, divide down the output voltage and feed this signal to the input of the FAN9612 transconductance error amplifier. A non-latching output OVP circuit internally monitors this signal and is programmed to prevent switching if the feedback voltage exceeds 3.25V. So in effect, RFB1 and RFB2 perform the dual function of regulating the output voltage and fulfilling output OVP. Some applications may have design requirements restricting the output OVP and voltage regulation functions from sharing the same resistor string. The FAN9612 addresses this concern by supplying a second level, latching OVP function. The threshold of this latching circuit is 3.5V and can be actively set by ROV1 and ROV2 above the non-latching OVP level. In the unlikely event that RFB2 were to short to ground, this second level OVP function latches DRV1 and DRV2 off.


    Simplified Application Circuit
    Click on image to enlarge.

    < PREV 1 | 2 | 3 | 4 | 5 NEXT >
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Amphenol TCS
     

    Accelerate Your Backplane Design—DesignLink is the source for backplane design with exclusive on-line interactive electrical and mechanical design tools. Download valuable technical information, symbols, footprints, drawings, SPICE models and more. Click here to request access today.


    Member Companies