TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Analog Devices' SHARC 32-Bit DSP
  • Fundamentals of Audio Networking
  • Analog eLab - Improved INA Input Filter
  • Fundamentals of x86 Architecture
    Most Popular
    Top 5 Technical Papers
  • ARM Platform Technical Overview
  • Using C++ Efficiently in Embedded Applications
  • Top 10 Drivers for Embedded Android
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • 2009 Embedded Market Study
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    C


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Advanced integration PFC/PWM combo solution for high efficiency PC power
    Green SupplyLine

    Where α is the total harmonics balance and ΔVEA is the output voltage range of the voltage error amplifier. GVD is the voltage divider gain. The gain of the voltage error amplifier at the second harmonic is shown in equation (10) and (11).

    GEA_SH and ZEA_SH are error amplifier gain and impedance at second harmonic frequency. GmV is voltage error amplifier transconductance. To ensure sufficient roll-off of voltage gain at second harmonic frequency C16 is found from the equation (12).

    The figure below shows Voltage Loop Bode Plots. To fine the values of R12 and C15, use the same approach described above in a current loop. The equation (13) defines gain of the boost section at crossover frequency (GVL_Boost_fVC). The gain of the error amplifier in log from is determined in equation (14). The gain ensures that the closed loop Gain plot will intersect the frequency axe on Bode plots at unity gain. The value of R12 and C15 can be determined from equation (15) and (16).


    Voltage Loop Bode Plots
    Click on image to enlarge.

    < PREV 1 | 2 | 3 | 4 | 5 | 6 NEXT >
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    OCP International Partnership
     

    Read the latest OCP IP white paper, "The Importance of Sockets in SOC Design". This paper introduces the Open Core Protocol (OCP) within the context of contemporary System On a Chip (SOC) design issues. View the paper here.


    Member Companies