TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Fundamentals of Multicore Programming
  • Eliminating Audible Transients in Audio Systems
  • DC-DC Converter Theory
  • Fundamentals of Wireless
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • SDRAM Memory Systems: Architecture Overview and Design Verification
  • ARM Platform Technical Overview
  • Reference Design for a SEPIC LED Driver
  • Solving the System-Level Thermal Management Challenges of LEDs
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • Is Android the Right Foundation for Your Next Device?
  • 2009 Embedded Market Study
  • Maximizing OpenGL(R) ES 2.0 on GPUs for Embedded Applications
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    scsi


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Power Tip: Snubbing the forward converter
    Learn how much capacitance and resistance to add without pulling out your hair.
    Power Management DesignLine
    Do you struggle with picking snubber components? Figuring out how much capacitance and resistance to add can seem challenging. Here's a quick way to get through the problem.

    Figure 1 shows the forward converter power stage. This converter operates by transformer-coupling the input voltage into the secondary circuit where it's rectified and filtered. A snubber is often needed when D2 is forced to commutate off through a low impedance circuit formed by the reflected primary voltage and the transformer's leakage inductance. D2 may be a silicon p-n diode with a reverse recovery charge that must be depleted before it turns off. This loads up excess current in the leakage inductance, which results in high-frequency ringing and excess diode voltage. A similar situation exists for Schottky diodes due to their large junction capacitance, and even for synchronous rectifiers due to their turn-off delay times.


    1. Leakage inductance slows D2's turn off.

    Figure 2 shows some of the circuit waveforms, the top trace is the drain voltage of Q1, the middle is the voltage at the junction of D1 and D2, and the bottom is the current through D1. In the top trace, you can see as Q1 turns on, its drain voltage is reduced below the input voltage, which forces the diode D1 current to increase. If D2 has no reverse recovery charge, the junction voltage rises when the D1 current equals the output current. Since it has a reverse recovery charge, the D1 current increases further, which begins to deplete the charge. Once the charge is depleted, the diode turns off, causing the increased junction voltage to increase. Note that the current continues to increase until the junction voltage equals the reflected input voltage because there's a positive voltage across the leakage inductance. While it is increasing, this current is charging parasitic capacitances and leads to further ringing and losses in the circuit.


    2. D2 causes excess ringing as it turns off.

    These ringing waveforms may be deemed unacceptable as they may cause an EMI issue, or they may put unacceptable voltage stresses on the diode. An RC snubber across D2 can reduce the ringing substantially with little impact on efficiency. You can find the ring frequency with the following expression:


    But how do you know what the values of L and C are in your circuit? The trick is to lower the ring frequency by adding a known capacitance across D2. You then have two equations and two unknowns. You can make it even easier on yourself if you add just enough capacitance to halve the ring frequency. For half the frequency, you need a total capacitance that's four times the parasitic capacitance that you started with. Then, simply divide the added capacitance by three to get the parasitic capacitance.

    1 | 2 NEXT >
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Freescale Semiconductor
     

    The FTF Design Challenge encourages embedded engineers and engineering students to create new products that will improve the environment. The second annual challenge offers engineers the chance to get complimentary or discounted tools, access virtual labs, experience designing with CodeWarrior® development tools, win cash and attend FTF. Five global challenges will open in September through December, 2008. Do you have the next green idea? Click to get started.


    Member Companies