TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Fundamentals of Multicore Programming
  • Eliminating Audible Transients in Audio Systems
  • DC-DC Converter Theory
  • Fundamentals of Wireless
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • SDRAM Memory Systems: Architecture Overview and Design Verification
  • ARM Platform Technical Overview
  • Reference Design for a SEPIC LED Driver
  • Solving the System-Level Thermal Management Challenges of LEDs
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • Is Android the Right Foundation for Your Next Device?
  • 2009 Embedded Market Study
  • Maximizing OpenGL(R) ES 2.0 on GPUs for Embedded Applications
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    scsi


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Mentor wins DFM gig at GlobalFoundries
    EE Times
    LONDON — EDA company Mentor Graphics Corp. (Wilsonville, Ore.) has entered into a multi-year software and services agreement with foundry chipmaker GlobalFoundries Inc. (Sunnyvale, Calif.) which includes the provision of Calibre software for the design of 32- and 28-nm chips.

    The value of the contract was not disclosed.

    "We chose Mentor Graphics for its leadership in physical verification and its comprehensive RET, OPC and mask data preparation solutions. The combination of Mentor's tools and our Design for Manufacturing (DFM) capabilities will provide GlobalFoundries customers with the fastest possible time to mask," said Mojy Chian, senior vice president of design enablement at GlobalFoundries, in a statement.

    "It will allow GlobalFoundries customers to optimize their designs using solutions that leverage the complete Calibre offering, including the integration of lithography and CMP process models developed for Calibre and a comprehensive set of DFM design capabilities on the Calibre and Olympus-SoC tool platforms," said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics.

    Related links and articles:

    Contract in place for Globalfoundries U.S. plant

    DFM debated as a 'weapon of mass design'

    Layout optimization startup Tela buys Blaze DFM

    DFM-Compliant IP

    1
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Avago Technologies
     

    Avago's ultra low noise and high linearity ALM-2712 GPS FEM improves GPS receiver sensitivity significantly. Additionally, the device's integrated FBAR filters offer exceptional rejection at cellular/WiFi bands, enabling simultaneous GPS (S-GPS) operation in handsets. At the typical operating condition of 2.7V and 8mA, the ALM-2712 delivers exceptional performance of 1.3dB Noise Figure, 14.0dB Gain, +5dBm IIP3 and provides 88dBc of rejection at 824-915MHz, 79dBc of rejection at 1710-1980MHz and 73dBc of rejection at 2400-2500MHz. Get your free sample today.


    Member Companies