TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Fundamentals of Multicore Programming
  • Eliminating Audible Transients in Audio Systems
  • DC-DC Converter Theory
  • Fundamentals of Wireless
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • SDRAM Memory Systems: Architecture Overview and Design Verification
  • ARM Platform Technical Overview
  • Reference Design for a SEPIC LED Driver
  • Solving the System-Level Thermal Management Challenges of LEDs
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • Is Android the Right Foundation for Your Next Device?
  • 2009 Embedded Market Study
  • Maximizing OpenGL(R) ES 2.0 on GPUs for Embedded Applications
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    scsi


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    ARM, Xilinx to collaborate on programmable systems
    EE Times
    LONDON — FPGA vendor Xilinx Inc. (San Jose, Calif.) and ARM Holdings plc (Cambridge, England) have announced they are collaborating to enable ARM processor and interconnect technology to be implemented within Xilinx FPGAs.

    The companies said that the agreement lays the foundation for the next-generation of programmable systems platforms for the semiconductor industry.

    Xilinx is licensing ARM Cortex processor intellectual property (IP) and using performance-optimized ARM cell libraries and embedded memories for future programmable platforms. In addition, the two companies will work together to define the next-generation of the AMBA on-chip interconnect technology so that it can be used with FPGA architectures.

    It is not clear whether Xilinx is going to take hard ARM processor cores and implement them alongside FPGA fabrics or will also allow ARM cores to be synthesized to the FPGA fabric. But Xilinx said the agreement marks a commitment to adopt "the complete range of ARM technology, leveraging ARM's processor strengths to provide customers and ecosystem developers with flexible computing platforms where their IP and software development can be shared and re-used on a broad scale."

    Xilinx has previously produced FPGAs with PowerPC processor cores diffused into the die. Applications for the combination of ARM and Xilinx IP and interconnect are expected to span communications, automotive, consumer, aerospace, defense and industrial markets.

    The two companies are working with IP providers and EDA vendors including Cadence, CAST, Denali, Mentor Graphics, Northwest Logic, Omiino, Sarance, Synopsys and Xylon to support an advanced version of the AMBA specification.

    "Time-to-market pressures and escalating product development costs are driving the development of a new category of products that combines the processor-centric design methods and open standards common in system-on-chip designs, with programmable logic flexibility," said ARM chief technology officer, Mike Muller, in a statement. "By combining ARM's leadership in low-power, high-performance processor and physical IP technology and its Connected Community ecosystem, with Xilinx's expertise in FPGA technology, we can accelerate the development of applications across a broad set of markets for software developers and hardware designers alike."

    "While Xilinx's adoption of ARM processor technology provides a robust roadmap for FPGA-based architectures, the collaboration and joint definition of the next-generation AMBA interconnect specification will deliver the optimization necessary to achieve the system performance, integration, reuse, and scalability required in these products," said Nick Tredennick, a technology analyst for Gilder Publishing. "It provides a common technology basis for IP and system solutions to be developed, scaled, exchanged and shared in a way that will have a profound influence on the programmable logic industry."

    Related links and articles:

    Altera licenses 32-bit architecture from MIPS

    Commentary: ARM's Osprey broadens the battle front with Intel

    CEO Interview: Moshe Gavrielov of Xilinx

    Introducing the Xilinx targeted design platform

    1
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    Achronix Semiconductor
     

    Need More Speed? Now you can break through the speed barriers of traditional FPGAs with Achronix Speedster family of FPGAs. Speedster is capable of running at 1.5 GHz peak performance and has 40 lanes of 10.3 Gbps embedded SerDes and four independent 1066 Mbps DDR2/DDR3 controllers enabling extremely high I/O throughput to match the chips outstanding core performance. See how its possible. Download our SPEEDSTER WHITE PAPER today!


    Member Companies