TechOnline India Header
Most Popular
Top 5 Courses
  • Evaluating Face Tracking Solutions
  • An Embedded C++ Case Study
  • Fundamentals of LTE Physical Layer and Test Requirements
  • Fundamentals of Signal Integrity
  • Fundamentals of MOSFETs for Switching
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • C++ Under the Hood
  • Digital Signal Processing: A Practical Guide (Part 2)
  • Digital Signal Processing: A Practical Guide (Part 5)
  • A New Type of DC/DC Module
    Most Popular
    Top 5 Virtual Labs
  • MC9S12NE64
  • Texas Instruments eZ430-RF2500 Wireless Development Tool
  • Texas Instruments MSP430
    Most Popular
    Top 5 Webinars
  • An Overview of ADI's iSensor' Intelligent Motion-sensing Technology
  • Mutexes vs. Semaphores: How to Use Each Properly
  • Learn how to run the uC/OS-III real-time kernel on an ARM Cortex M3
  • On-chip system level visibility for optimized ARM platforms & shorter time to market
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    Solar
    microcontroller
    fpga
    xilinx
    LTE


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        37%
    100s of KLOC
        46%
    Millions of LOC
        11%
    A trillion
        6%
     



    Tilera announces plan for 100-core processors
    Top Layer discusses efforts to use 64-core chips
    EE Times
    SAN JOSE, Calif. — For Mike Paquette and the engineering team at Top Layer Networks, the many-core world is here today. The company is designing a network intrusion detection system using the 64-core processor from startup Tilera Corp. which Monday (Oct. 26) announces plans for a next-gen, 100-core part.

    See video of Tilera CEO Omid Tahernia discussing the implications of the company's 100-core processor announcement.

    The two companies are among a handful living at the bleeding edge of an emerging many-core era. Analysts and researchers say it could take years--and require major breakthroughs in parallel programming--before the broad computer and embedded industries can follow them.

    The transition to parallel software represents the hardest computer science problem in 50 years, said David Patterson, professor of computer science at the University of California, Berkeley and director of a new parallel computing lab there.

    Patterson will describe the issues and present a new method for benchmarking many-core processors in a keynote Wednesday (Oct. 28) at the Many-Core Virtual Conference sponsored by EE Times. Top Layer and Tilera will also talk about their experiences at the online event.

    Top Layer has an intrusion detection system that can scour packets at rates up to 4.4 Gbits/second using a set of homegrown ASICs and FPGAs. But that wasn't going to cut it for tomorrow's 10 Gbit/s Ethernet networks.

    Rather than re-spin all its ASICs and FPGAs, the company started looking for alternatives from fables startups. Today it has a working prototype of its future system that exercises all 64 cores in of Tilera's current high-end processor.

    Paquette said his team liked the fact Tilera taps existing Linux tools for symmetric multiprocessing systems, treating its many-core processor like a multi-CPU server. The approach lets Top Layer give a single core many jobs or spread a single job across many cores.

    "The hard part was converting our software from the ASIC and FPGA design, nothing specific to the Tilera software which was quite straightforward," said Paquette.

    1 | 2 | 3 NEXT >
     
     
    Latest Webinars
    · Distributor Brand Preference Study
    · The Meaning of Total Jitter
    · Editorial Webinar: Optimized Linux Development Tools for Multicore
    · Evaluating Oscilloscope Sample Rates vs. Sampling Fidelity: How to Make the Most Accurate Digital Measurements
    · High-Power Amplifier Characterization using a Nonlinear Vector Network Analyzer
     
    Member Company Spotlight
    GE Intelligent Platforms
     

    Read the latest white paper from GE Intelligent Platforms, "Making Flat Panel Computer Systems Work in Harsh Environments." This paper explains how manufacturers are producing rugged computer systems that bring the simplicity of a Microsoft Windows-based PC to tough field applications. View the paper here.


    Member Companies

    Virtualab
    Texas Instruments

    DaVinci™ DM6446 Digital Video Evaluation Module VirtuaLab