TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of PCB Design
  • Fundamentals of Multicore Programming
  • Eliminating Audible Transients in Audio Systems
  • DC-DC Converter Theory
  • Fundamentals of Wireless
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • SDRAM Memory Systems: Architecture Overview and Design Verification
  • ARM Platform Technical Overview
  • Reference Design for a SEPIC LED Driver
  • Solving the System-Level Thermal Management Challenges of LEDs
    Most Popular
    Top 5 Webinars
  • Designing embedded HMIs and connecting them to hardware
  • Is Android the Right Foundation for Your Next Device?
  • 2009 Embedded Market Study
  • Maximizing OpenGL(R) ES 2.0 on GPUs for Embedded Applications
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    scsi


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
    /
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        44%
    Millions of LOC
        11%
    A trillion
        7%
     



    Altera announces Cyclone IV FPGAs
    Programmable Logic DesignLine
    SAN FRANCISCO—Programmable logic vendor Altera Corp. Monday (Nov. 2) announced the newest Cyclone low-cost FPGA family, which adds support for mainstream serial protocols and offers a rich supply of logic, memory and DSP capabilities.

    Altera (San Jose, Calif.) also rolled out version 9.1 of its Quartus II design software.

    The Cyclone IV family offers two variants—Cyclone IV GX and Cyclone IV E. Cyclone IV GX devices have up to 150,000 logic elements (LEs), up to 6.5-Mbits of RAM, up to 360 multipliers, and up to eight integrated 3.125-Gbps transceivers supporting mainstream protocols including Gigabit Ethernet (GbE), SDI, CPRI, V-by-One, Altera said.

    Cyclone IV GXs offer low power consumption and packages as small as 11x11 mm for cost-sensitive, small form-factor applications in the wireless, wireline, broadcast, industrial and consumer markets, Altera said. Cyclone IV GX smallest device is the industry's smallest FPGA with transceivers, Altera said.

    Cyclone IV E devices lower power by up to 25 percent compared to previous generation Cyclone products for power-sensitive applications such as handheld software-defined radio, according to the company.

    Altera said it focused on reducing total system cost in creating the Cyclone IV GX devices. By integrating transceivers, Cyclone IV GX FPGAs eliminate external component costs and reduce power consumption up to 30 percent compared to previous generation Cyclone products combined with external transceiver PHYs, the company said.

    This power savings also reduces costs by eliminating the need for heat-dissipation hardware, Altera said. Cyclone IV GX devices require only two power supplies, simplifying printed-circuit board design and reducing board space and cost, the company said.

    A total of seven Cyclone IV GX devices and eight Cyclone IV E are planned for release. Production shipments of the EP4CGX15 and EP4C115E, the first Cyclone IV GX and Cyclone IV E devices, respectively, will begin in the first quarter of 2010, the company said. Budgetary pricing for the smallest devices, the EP4CE6 and the EP4CGX15, will start as low as $3 and $6, respectively, for 250,000 unit quantities in 2010, Altera said.

    New features and enhancements in Quartus II version 9.1 reduce compile times 20 percent versus the previous software release, while continuing to deliver on average two to three times compile times compared to competing high-density 40-nm and 65-nm designs, according to Altera. New to the software is a Rapid Recompile feature, which improves compile times for small design changes, as well as support for the Cyclone IV devices.

    Rapid Recompile maximizes designer productivity when making small engineering change order-style design changes after a full compile is run, reducing compilation times by 50 percent on average versus running another full compile on the design, according to Altera. Rapid Recompile also improves designer productivity during timing closure by preserving critical timing during late design changes, the company said.

    Both the subscription edition and the free web edition of the Quartus II software version 9.1 are now available for download from Altera's website. Quartus II software subscribers receive the ModelSim Altera starter edition and a full license to the IP Base Suite, which includes 14 of Altera's most popular IP (DSP and memory) cores, Altera said. The annual software subscription is $2,495 for a node-locked PC license, the company said.

    1
     
     
    Latest Webinars
    · The Next Generation of Ethernet: How the New IEEE Standards Enable Energy Efficiency and Quality-of-Service
    · Simplified Physical Layer Receiver Test of Re-timed Architectures Such as USB 3.0, SATA, SAS, PCIe 2
    · How to solve the most common high-speed bus issues in embedded design on a budget
    · Early access to ARM Core Technology with Fast Models from ARM
    · Latest MIPI Standards: PHY and Protocol Testing Guidance
     
    Member Company Spotlight
    MIPS Technologies
     

    Today's microcontroller systems have requirements that exceed the capabilities of 8- and 16-bit processors; 32-bit cores can address these challenges. With a broad array of cores and a diverse library of analog IP blocks, MIPS offers the largest selection of processor and peripheral IP.


    Member Companies