TechOnline India Header
Most Popular
Top 5 Courses
  • Fundamentals of Signal Integrity
  • Fundamentals of DSP
  • Fundamentals of MOSFETs for Switching
  • Fundamentals of Multicore Processing
  • Fundamentals of Choosing and Using A/D and D/A Converters
    Most Popular
    Top 5 Technical Papers
  • Digital Signal Processing: A Practical Guide (Part 1)
  • How to Inexpensively Design an ASIC in 5 Weeks
  • Digital Signal Processing: A Practical Guide (Part 2)
  • How the Voltage Reference Affects ADC Performance, Part 1
  • Digital Signal Processing: A Practical Guide (Part 4)
    Most Popular
    Top 5 Virtual Labs
  • MC9S12NE64
  • Texas Instruments eZ430-RF2500 Wireless Development Tool
  • MC9S08QG
    Most Popular
    Top 5 Webinars
  • Mutexes vs. Semaphores: How to Use Each Properly
  • The Big Design Squeeze: How to get faster design turns in FPGA-based designs
  • An Overview of ADI's iSensor' Intelligent Motion-sensing Technology
  • Learn how to run the uC/OS-III real-time kernel on an ARM Cortex M3
    All Articles Products Courses Papers VirtuaLabs Webinars
    Top Search Items
    Software
    zigbee
    microcontroller
    LTE
    digital filter


    Techpaper Spotlight

    Wind River
    Accelerating the Development of Embedded Linux Devices with JTAG On-Chip Debugging
        Login | Register | Welcome, Guest

    Topics
    POLL
    How much code have you produced in your career?
    A few KLOC
        38%
    100s of KLOC
        46%
    Millions of LOC
        11%
    A trillion
        6%
     



    Study gives mixed marks to high-level synthesis
    EE Times
    SAN FRANCISCO—High-level synthesis (HLS) tools for FPGA design deliver excellent results and are easy to use, but do not fully abstract users from the FPGA RTL tool flow, according to a study conducted by benchmarking and analysis firm BDTI Inc.

    In the study, created with help from FPGA vendor Xilinx Inc., BDTI engineers using HLS tools with an FPGA achieved results equal to an FPGA designed with RTL and 30 times better than a DSP processor, according to the firm said.

    But weaknesses in RTL tools prevent HLS tools from fully delivering on their promise, because HLS tools only accelerate a portion of the design flow, BDTI said. After generating RTL code using HLS tools, users still need an experienced FPGA designer to implement the code at the back end using FPGA design tools, the study found.

    Preliminary results for the BDTI Optical Flow Workload, as judged by maximum frame rate achievable at 720p resolution (source: BDTI).

    "High-level synthesis tools did a great job getting us from C to RTL, but once we are at the RTL point we had to take that RTL in a manual way through the traditional FPGA tool flow," said Jeff Bier, founder and president of BDTI. "Getting from RTL to a bit stream on the FPGA required a lot of expertise."

    HLS tools have been around for roughly 20 years, mainly for ASIC design, but have not enjoyed large-scale success, BDTI noted. This has resulted in widespread skepticism that they will ever deliver, according to BDTI.

    Bier said BDTI launched a program to evaluate HLS tools targeting FPGAs because processor users seeking high performance are being forced to move to multi-core chips, but parallel programming tools and techniques are immature. Also, many FPGA users are facing design-cost and time-to-market crises as designs get more complex because RTL design is difficult and time-consuming, Bier said. Making FPGAs much easier to use through HLS tools "could be a real game changer," Bier said.

    So far, BDTI has evaluated only two HLS tools: AutoPilot from AutoESL Design Technologies Inc. (Cupertino, Calif.) and Pico from Synfora Inc. (Mountain View, Calif.).

    1 | 2 | 3 NEXT >
     
     
    Latest Webinars
    · Distributor Brand Preference Study
    · Editorial Webinar: Optimized Linux Development Tools for Multicore
    · High-Power Amplifier Characterization using a Nonlinear Vector Network Analyzer
    · Completing LTE eNB Closed-loop Conformance Tests
    · Build Smart Products: Maximize return on investment through cross-discipline trade studies
     
    Member Company Spotlight
    Texas Instruments
      Featuring the industry's lowest power floating-point and fixed-point DSPs, TI's new low power processors deliver greater power efficiency for unparalleled battery life. The new multi-architecture roadmap introduces three generations of processors. Learn more about TI's TMS320C640x, C674x, C550x and OMAP-L1x processors.


    Member Companies

    Virtualab
    Freescale Semiconductor

    Implementing a sewing machine controller with a MC9RS08KA2 microcontroller