Reduce embedded SoC design cost & optimize IP integration

by Neil Hand , TechOnline India - August 11, 2010

Today we find SoCs that contain large amounts of internal and third-party intellectual property (IP) integrated into complex systems. With this, much of the design effort is now spent on integration, verification, and software development, with little in the way of tools and technologies to automate this integration.

Over the last decade a fundamental shift has occurred in system-on-chip (SoC) design. This shift has largely gone unnoticed and has introduced significant unnecessary costs and inefficiencies into the design process – costs that must be eliminated if SoC design is to remain viable for a wide range of companies.

In the past, most of the design effort in an SoC was centered on creating unique new logic that differentiated the design from other designs available. It has been this understanding of SoC design that drove the evolution of design tools and technologies over the past decade – the focus on new logic creation.

Fast-forward to today and we find a very different situation, with SoCs that contain large amounts of internal and third-party intellectual property (IP) integrated into complex systems. With this change, much of the design effort is now spent on integration, verification, and software development, with little in the way of tools and technologies to automate this integration.

The changing role of IP

Fueling this change has been the rise of IP. For years IP and design reuse were talked about but rarely practiced. However, thanks to higher-capacity design tools and larger SoC designs, designers can now treat IP as large pieces of design that not long ago would have been standalone chips. Good examples of this trend are complex standard interfaces such as the latest iterations of USB, PCI-Express, and Ethernet.

To read the entire article, click here

About Author

Comments

blog comments powered by Disqus